Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Correction regarding MBC2 RAM enable register #586

Merged
merged 2 commits into from
Mar 6, 2025
Merged

Correction regarding MBC2 RAM enable register #586

Changes from 1 commit
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
d2b7e4e
Correction regarding MBC2 RAM enable register
timakro Feb 26, 2025
330c1fd
Update src/MBC2.md
avivace Mar 6, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion src/MBC2.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -36,7 +36,7 @@ the RAM enable flag or the ROM bank number.
#### When bit 8 is clear

When the least significant bit of the upper address byte is zero, the value that is written controls whether the RAM is enabled.
When the value written to this address range is equal to `$0A`, RAM is enabled.
When any value with `$A` in the lower 4 bits is written to this address range, RAM is enabled.
If any other value is written, RAM is disabled.

Examples of addresses that can control RAM: $0000–00FF, $0200–02FF, $0400–04FF, ..., $3E00–3EFF.
Expand Down