Skip to content

Pull requests: vhda/verilog_systemverilog.vim

New pull request New
6 Open 100 Closed
6 Open 100 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

fix(syntax): add datatype, direction, include and correct module
#247 opened Oct 29, 2024 by NicolasDerumigny Loading…
Indent: Skip bracket blocks during context search
#236 opened Jan 23, 2024 by vhda Loading…
Add support for folding of OVM/UVM macros
#164 opened Aug 2, 2018 by jrudess Loading…
5
Add curly-brace code folding
#162 opened Jul 24, 2018 by jrudess Loading…
7
Added randcase for indent
#160 opened Nov 28, 2017 by gogulfresh Loading…
5
Add reference to verilog-instance plugin in the README
#149 opened Sep 26, 2017 by antoinemadec Loading…
@vhda
2
ProTip! Add no:assignee to see everything that’s not assigned.