Skip to content

Actions: RDSik/verilog-transceiver

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
118 workflow runs
118 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Delete Dockerfile
Verilator Simulation #118: Commit 112d86f pushed by RDSik
February 21, 2025 19:16 55s master
February 21, 2025 19:16 55s
Update main.yml
Verilator Simulation #117: Commit 5ab75ae pushed by RDSik
February 21, 2025 19:14 56s master
February 21, 2025 19:14 56s
Update Makefile
Verilator Simulation #116: Commit 8913fdc pushed by RDSik
February 21, 2025 19:13 4m 51s master
February 21, 2025 19:13 4m 51s
Upd dockerfile
Verilator Simulation #115: Commit a4e8f13 pushed by RDSik
February 8, 2025 14:01 4m 56s master
February 8, 2025 14:01 4m 56s
move makefile
Verilator Simulation #114: Commit 042e62e pushed by RDSik
February 8, 2025 14:00 1m 29s master
February 8, 2025 14:00 1m 29s
Merge branch 'master' of https://github.com/RDSik/verilog-transceiver
Verilator Simulation #113: Commit 963b5c7 pushed by RDSik
December 31, 2024 15:21 5m 6s master
December 31, 2024 15:21 5m 6s
Update README.md
Verilator Simulation #112: Commit 794253a pushed by RDSik
December 22, 2024 14:47 5m 18s master
December 22, 2024 14:47 5m 18s
Update README.md
Verilator Simulation #111: Commit e2f9855 pushed by RDSik
December 20, 2024 21:25 5m 13s master
December 20, 2024 21:25 5m 13s
Update README.md
Verilator Simulation #110: Commit 82ad6c0 pushed by RDSik
December 20, 2024 21:24 4m 59s master
December 20, 2024 21:24 4m 59s
Add gtkwave to dockerfile
Verilator Simulation #109: Commit 9569ce4 pushed by RDSik
December 20, 2024 21:12 5m 20s master
December 20, 2024 21:12 5m 20s
Upd tb and create Makefile for docker
Verilator Simulation #108: Commit 78e2827 pushed by RDSik
December 20, 2024 21:04 5m 3s master
December 20, 2024 21:04 5m 3s
Add crc16 module
Verilator Simulation #107: Commit 21badbd pushed by RDSik
December 14, 2024 15:59 4m 45s master
December 14, 2024 15:59 4m 45s
Update sin_gen.m
Verilator Simulation #106: Commit d5377ed pushed by RDSik
December 4, 2024 06:17 5m 36s master
December 4, 2024 06:17 5m 36s
Merge branch 'master' of https://github.com/RDSik/verilog-transceiver
Verilator Simulation #105: Commit ca679fd pushed by RDSik
December 2, 2024 18:27 5m 36s master
December 2, 2024 18:27 5m 36s
Update Dockerfile
Verilator Simulation #104: Commit d640c50 pushed by RDSik
November 24, 2024 18:15 5m 35s master
November 24, 2024 18:15 5m 35s
Upd macro files
Verilator Simulation #103: Commit ab83be9 pushed by RDSik
November 15, 2024 21:44 5m 33s master
November 15, 2024 21:44 5m 33s
Update README.md
Verilator Simulation #102: Commit fe3ae9d pushed by RDSik
October 31, 2024 13:51 5m 23s master
October 31, 2024 13:51 5m 23s
Rename folder with pictures
Verilator Simulation #101: Commit 118d19c pushed by RDSik
October 29, 2024 13:21 5m 28s master
October 29, 2024 13:21 5m 28s
Update README.md
Verilator Simulation #100: Commit 42503a2 pushed by RDSik
October 24, 2024 16:27 5m 43s master
October 24, 2024 16:27 5m 43s
Update README.md
Verilator Simulation #99: Commit ff88bbf pushed by RDSik
October 24, 2024 16:26 5m 39s master
October 24, 2024 16:26 5m 39s
Update README.md
Verilator Simulation #98: Commit 80d72a6 pushed by RDSik
October 24, 2024 16:26 5m 41s master
October 24, 2024 16:26 5m 41s
Update README.md
Verilator Simulation #97: Commit 32c0a1b pushed by RDSik
October 24, 2024 16:25 5m 37s master
October 24, 2024 16:25 5m 37s
Upd macro file
Verilator Simulation #96: Commit 92329ff pushed by RDSik
October 19, 2024 21:02 5m 36s master
October 19, 2024 21:02 5m 36s
Update wave.do
Verilator Simulation #95: Commit a5ea1d2 pushed by RDSik
October 19, 2024 14:12 5m 31s master
October 19, 2024 14:12 5m 31s
Update transceiver_tb.v
Verilator Simulation #94: Commit db1e787 pushed by RDSik
October 19, 2024 12:03 5m 41s master
October 19, 2024 12:03 5m 41s