Making CORE-V safe for the world to use.
Functional verification of RTL for ASICs and FPGAs. Sole Proprietor at Covrado and Director of Engineering, Verification Task Group at the OpenHW Group.
- Ottawa, Ontario, Canada
- http://www.openhwgroup.org
Pinned Loading
-
riscv-dv
riscv-dv PublicForked from chipsalliance/riscv-dv
SV/UVM based instruction generator for RISC-V processor verification
-
openhwgroup/cv32e40p
openhwgroup/cv32e40p PublicCV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
-
openhwgroup/core-v-verif
openhwgroup/core-v-verif PublicFunctional verification project for the CORE-V family of RISC-V cores.
-
openhwgroup/programs
openhwgroup/programs PublicDocumentation for the OpenHW Group's set of CORE-V RISC-V cores
245 contributions in the last year
Day of Week | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | |||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Activity overview
Contributed to
openhwgroup/core-v-verif,
openhwgroup/programs,
openhwgroup/core-v-cores
and 25 other
repositories
Loading
Contribution activity
February 2025
Created 17 commits in 3 repositories
Created 3 repositories
-
MikeOpenHWGroup/caravel_user_project
Verilog
This contribution was made on Feb 25
-
MikeOpenHWGroup/cv-hpdcache
SystemVerilog
This contribution was made on Feb 19
-
MikeOpenHWGroup/cv32e20-riscof
This contribution was made on Feb 5
Created a pull request in openhwgroup/cv32e40p that received 2 comments
Update Ubuntu runner version
Update in reaction to message from GitHub: The Ubuntu 20.04 runner image will be fully unsupported by April 1, 2025.
+2
−2
lines changed
•
2
comments
Opened 5 other pull requests in 4 repositories
openhwgroup/core-v-cores
2
merged
-
Rearrange and update content.
This contribution was made on Feb 13
-
Fix logo
This contribution was made on Feb 13
openhwgroup/cv32e40p
1
merged
-
Update Ubuntu runner version (take 2)
This contribution was made on Feb 12
openhwgroup/programs
1
open
-
Set Ubuntu runner image to latest (20.04) no longer supported
This contribution was made on Feb 11
openhwgroup/core-v-verif
1
open
-
Restore Verilator compile/simulation
This contribution was made on Feb 10
Reviewed 4 pull requests in 3 repositories
openhwgroup/core-v-verif
2 pull requests
-
Restore Verilator compile/simulation
This contribution was made on Feb 11
-
Remove inline comments from uvm_info calls, as they are not supported…
This contribution was made on Feb 10
openhwgroup/cve2
1 pull request
-
Change the default number of performance counters from 0 to 10 and replace all instances of Ibex with cve2.
This contribution was made on Feb 18
openhwgroup/programs
1 pull request
-
Set Ubuntu runner image to latest (20.04) no longer supported
This contribution was made on Feb 12
Created an issue in openhwgroup/openhwgroup.org that received 5 comments
"RISC-v" should be "RISC-V"
On the homepage of https://www.openhwfoundation.org/ is says "Open Source RISC-v CPU". The "v" should be upper-case.
5
comments
Opened 3 other issues in 2 repositories
openhwgroup/cve2
2
open
-
[TASK] Update Section 3 of the User Manual to drop retired features
This contribution was made on Feb 18
-
[TASK] Clean-up documentation to align with CVE2 Project Concept
This contribution was made on Feb 18
openhwgroup/openhwgroup.org
1
open
-
Link to the OpenHW Calendar is missing
This contribution was made on Feb 5