Skip to content

Commit 2e2cb78

Browse files
bors[bot]adamgreig
andauthored
Merge #375
375: Prepare v0.7.4 r=thejpster a=adamgreig I've created a new branch, `v0.7.x`, which is currently at the latest non-breaking commit (so includes #346 #349 #347 #351 #339 #352 #348 #363 #362 #361 but does not include #342), to track the 0.7 series since master now contains breaking changes for v0.8. This PR (which targets the new branch) cherry-picks #372 #369 #374 and bumps the version to v0.7.4 (and updates CHANGELOG) ready for a new v0.7.4 release. Once complete I'll also backport the changelog entries and bump the version in master to 0.7.4. I think this is everything that should be in 0.7 -- the only excluded PRs from master are #342 and #367 I believe, and I don't think we have any open PRs targeting 0.7 either. Any other thoughts on items for inclusion in 0.7.4 (or other changelog entries I missed)? Co-authored-by: bors[bot] <26634292+bors[bot]@users.noreply.github.com> Co-authored-by: Adam Greig <[email protected]>
2 parents 4b53689 + e62dee6 commit 2e2cb78

26 files changed

+139
-71
lines changed

Diff for: CHANGELOG.md

+17-2
Original file line numberDiff line numberDiff line change
@@ -7,15 +7,29 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
## [v0.7.4] - 2021-12-31
11+
1012
### Added
13+
1114
- Added support for additional DWT counters (#349)
1215
- CPI counter
1316
- Exception overhead counter
1417
- LSU counter
1518
- Folded-instruction counter
1619
- Added `DWT.set_cycle_count` (#347).
1720
- Added support for the Cortex-M7 TCM and cache access control registers.
18-
There is a feature `cm7` to enable access to these.
21+
There is a feature `cm7` to enable access to these (#352).
22+
- Add derives for serde, Hash, and PartialOrd to VectActive behind feature
23+
gates for host-platform use (#363).
24+
- Support host platforms besides x86_64 (#369).
25+
- Added `delay::Delay::with_source`, a constructor that lets you specify
26+
the SysTick clock source (#374).
27+
28+
### Fixed
29+
30+
- Fix incorrect AIRCR PRIGROUP mask (#338, #339).
31+
- Fix nightly users of inline-asm breaking now that the asm macro is removed
32+
from the prelude (#372).
1933

2034
### Deprecated
2135

@@ -717,7 +731,8 @@ fn main() {
717731
- Functions to get the vector table
718732
- Wrappers over miscellaneous instructions like `bkpt`
719733

720-
[Unreleased]: https://github.com/rust-embedded/cortex-m/compare/v0.7.3...HEAD
734+
[Unreleased]: https://github.com/rust-embedded/cortex-m/compare/v0.7.4...HEAD
735+
[v0.7.4]: https://github.com/rust-embedded/cortex-m/compare/v0.7.3...v0.7.4
721736
[v0.7.3]: https://github.com/rust-embedded/cortex-m/compare/v0.7.2...v0.7.3
722737
[v0.7.2]: https://github.com/rust-embedded/cortex-m/compare/v0.7.1...v0.7.2
723738
[v0.7.1]: https://github.com/rust-embedded/cortex-m/compare/v0.7.0...v0.7.1

Diff for: Cargo.toml

+2-2
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@ license = "MIT OR Apache-2.0"
1111
name = "cortex-m"
1212
readme = "README.md"
1313
repository = "https://github.com/rust-embedded/cortex-m"
14-
version = "0.7.3"
14+
version = "0.7.4"
1515
edition = "2018"
1616
links = "cortex-m" # prevent multiple versions of this crate to be linked together
1717

@@ -31,7 +31,7 @@ cm7 = []
3131
cm7-r0p1 = ["cm7"]
3232
inline-asm = []
3333
linker-plugin-lto = []
34-
std-map = []
34+
std = []
3535

3636
[workspace]
3737
members = ["xtask", "cortex-m-semihosting", "panic-semihosting", "panic-itm"]

Diff for: asm-toolchain

+1-1
Original file line numberDiff line numberDiff line change
@@ -1 +1 @@
1-
nightly-2020-08-26
1+
nightly-2021-12-16

0 commit comments

Comments
 (0)