We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 07b5788 commit 1fa9096Copy full SHA for 1fa9096
distribution/ReleaseNotes.txt
@@ -1,6 +1,6 @@
1
Release Notes
2
3
-HEAD, planned as v0.26
+v0.26, released on 25. Jan. 2021
4
- Performance improvement of the simulation start.
5
- Improved the gui to modify the k-map layout.
6
- Improved the layout of fsm transitions in the fsm editor.
@@ -14,7 +14,7 @@ HEAD, planned as v0.26
14
- Generic circuits are easier to debug: It is possible now to create
15
a specific, concrete circuit from a generic one.
16
- In generic circuits it is now possible to add components and
17
- wires to the circuit.
+ wires to the circuit programmatically.
18
- It is now possible to use a probe as output in a test case.
19
- Adds undo to text fields
20
- Fixed a bug in the Demuxer Verilog template that causes problems
0 commit comments