Skip to content

Commit f14c63c

Browse files
authored
Merge pull request #8 from WebAssembly/tlively-patch-1
Fix castflags bit indices
2 parents 7e3d910 + 04a45aa commit f14c63c

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

Diff for: proposals/custom-rtts/Overview.md

+2-2
Original file line numberDiff line numberDiff line change
@@ -564,8 +564,8 @@ Note that the bits now have the following meanings:
564564
```
565565
bit 0: source nullability
566566
bit 1: target nullability
567-
bit 3: source exactness
568-
bit 4: target exactness
567+
bit 2: source exactness
568+
bit 3: target exactness
569569
```
570570

571571
The other new instructions are encoded as follows:

0 commit comments

Comments
 (0)